Test Failure: Transforms/StraightLineStrengthReduce/slsr-mul.ll

Test source: git

Log:

Source: <stdin>

----------------------------------------
define void @slsr1(i32 %b, i32 %s) {
%0:
  %mul0 = mul i32 %b, %s
  call void @foo(i32 %mul0)
  %b1 = add i32 %b, 1
  %mul1 = mul i32 %b1, %s
  call void @foo(i32 %mul1)
  %b2 = add i32 %b, 2
  %mul2 = mul i32 %b2, %s
  call void @foo(i32 %mul2)
  ret void
}
=>
define void @slsr1(i32 %b, i32 %s) {
%0:
  %mul0 = mul i32 %b, %s
  call void @foo(i32 %mul0)
  %mul1 = add i32 %mul0, %s
  call void @foo(i32 %mul1)
  %mul2 = add i32 %mul1, %s
  call void @foo(i32 %mul2)
  ret void
}
Transformation doesn't verify!
ERROR: Source is more defined than target

Example:
i32 %b = #x80020817 (2147616791, -2147350505)
i32 %s = undef

Source:
i32 %mul0 = #x00000000 (0)	[based on undef value]
i32 %b1 = #x80020818 (2147616792, -2147350504)
i32 %mul1 = #x00000000 (0)	[based on undef value]
i32 %b2 = #x80020819 (2147616793, -2147350503)
i32 %mul2 = #x00000000 (0)	[based on undef value]

SOURCE MEMORY STATE
===================
NON-LOCAL BLOCKS:
Block 0 >	size: 0	align: 1	alloc type: 0
Block 1 >	size: 0	align: 65536	alloc type: 0

Target:
i32 %mul0 = #x269742e0 (647447264)
i32 %mul1 = #xdbb03600 (3685758464, -609208832)
i32 %mul2 = #x49917840 (1234270272)



------------------- SMT STATS -------------------
Num queries: 5
Num invalid: 0
Num skips:   0
Num trivial: 0 (0.0%)
Num timeout: 2 (40.0%)
Num errors:  0 (0.0%)
Num SAT:     3 (60.0%)
Num UNSAT:   0 (0.0%)

stderr:

+ : 'RUN: at line 1'
+ /home/nlopes/alive2/build/opt-alive.sh -slsr -gvn -S
+ /home/nlopes/llvm/build/bin/FileCheck --allow-unused-prefixes=false /home/nlopes/llvm/llvm/test/Transforms/StraightLineStrengthReduce/slsr-mul.ll

Alive2: Transform doesn't verify; aborting!
FileCheck error: '<stdin>' is empty.
FileCheck command line:  /home/nlopes/llvm/build/bin/FileCheck --allow-unused-prefixes=false /home/nlopes/llvm/llvm/test/Transforms/StraightLineStrengthReduce/slsr-mul.ll

 

NOTE: This test would pass if undef didn't exist!

 

<-- Back