technology from seed

Weakest Precondition Synthesis for Compiler Optimizations

Nuno Lopes and José Monteiro





Why WP Synthesis for Compiler Optimizations?



technology

from seed

- Deriving preconditions by hand is hard; WPs are often non-trivial
- WPs derived by hand are often wrong!
- Weaker preconditions expose more optimization opportunities



Motivation: Compilers are Full of Bugs



- Yang, Chen, Eide, Regehr. Finding and Understanding Bugs in C Compilers, PLDI'12:
 - 79 bugs in GCC (25 P1)
 - 202 bugs in LLVM
 - 2 wrong-code bugs in CompCert
- 32 open P1 bug reports in GCC (as of last week)
- 403 open wrong-code bug reports in GCC
- 16 open wrong-code bug reports in LLVM



Verification to the Rescue: LLVM PR17827



technology

from seed

lib/Transforms/InstCombine/InstCombineCompares.cpp

// For a logical right shift, we can fold if the comparison is not // signed. We can also fold a signed comparison if the shifted mask // value and the shifted comparison value are not negative. // These constraints are not obvious, but we can prove that they are // correct using an SMT solver such as "Z3" : // http://rise4fun.com/Z3/Tslfh







- Preliminaries
- Language of Preconditions
- Example
- Algorithm
- Evaluation: PSyCO



technology from seed



Preliminaries

- Language of Preconditions
- Example
- Algorithm
- Evaluation: PSyCO



Compiler Optimizations



- Compiler optimization
 - Transformation function
 - Precondition
 - Profitability heuristic



Loop Unswitching

technology from seed





 S_1 , S_2 are template statements B is a template Boolean expression



Loop Unswitching: Example Instantiation



technology

from seed

while I < N do
if N thenthen

$$\mathbb{A}_1 := A + N$$

else
 $\mathbb{A}_2 := A + 1$
I := I + 1

if N > 5 then
while I < N do
 A := A + N
 I := I + 1
else
while I < N do
 A := A + 1
 I := I + 1</pre>

 $\frac{\text{Instantiation:}}{B \mapsto N > 5}$ $S_1 \mapsto A \coloneqq A + N$ $S_2 \mapsto A \coloneqq A + 1$



Loop Unswitching: Weakest Precondition



technology

from seed



if B then while I < N do S_1 I := I + 1 else while I < N do S_2 I := I + 1

Precondition: $I \notin R(B) \land$ $W(S_1) \cap R(B) = \emptyset \land$ $W(S_2) \cap R(B) = \emptyset$



 \rightarrow



- Preliminaries
- Language of Preconditions
- Example
- Algorithm
- Evaluation: PSyCO



Language of Preconditions



technology

from seed

- Read and Write sets for each template statement/expression
- Arbitrary constraints over read/write sets
- In practice constraints are only over R/W and W/W intersection
 - $v \notin R(B)$
 - $W(S_1) \cap R(B) = \emptyset$
 - $W(S_1) \cap W(S_2) = \emptyset$



Language of Preconditions: Suitability



technology

from seed

- Books and developers already informally speak about read and write sets
- Can be efficiently discharged using current compiler technology:
 - Memory dependence analysis
 - Alias/pointer analysis
 - Loop analysis
 - Range analysis

- ...





- Preliminaries
- Language of Preconditions
- Example
- Algorithm
- Evaluation: PSyCO



Synthesizing WP for Loop Unswitching



technology

from seed



if B then while I < N do S_1 I := I + 1 else while I < N do S_2 I := I + 1



 \rightarrow

1) Find counterexample

technology from seed



Pre = true

while I < N do if B then	if B then		
		while $I < N$ do	
S ₁	\rightarrow	I := I + 1	
S ₂		else	
I := I + 1		while I < N do	
		I := I + 1	



TÉCNICO LISBOA

2) Synthesize WP for counterexample: VC Gen

linescid

technology

from seed



 $I_4 \geq N_2$



2) Synthesize WP for counterexample: Conditional Ackermannization

inesc id

technology

from seed

```
I_0 < N_0
B<sub>0 ∧</sub>
I_1 = ite(wS_1I, S_1I0, I_0)
N_1 = ite(wS_1N, S_1N0, N_0)
I_2 = I_1 + 1_{\wedge}
I_2 < N_1
\neg B_1 \wedge
I_3 = ite(wS_1I, S_1II, I_2)
N_2 = ite(wS_1N, S_1N1, N_1)
I_4 = I_3 + 1_{\wedge}
I_4 \geq N_2
```

 B_0 and B_1 are equal if the values of the variables in R(B) are equal

$$\begin{pmatrix} (I \in R(B) \to I_0 = I_2) \land \\ (N \in R(B) \to N_0 = N_1) \end{pmatrix} \\ \to B_0 = B_1$$



2) Synthesize WP for counterexample: Must-write vs may-write



technology from seed

$$I_{0} < N_{0} \land$$

$$B_{0} \land$$

$$I_{1} = ite(wS_{1}I, S_{1}I0, I_{0}) \land$$

$$N_{1} = ite(wS_{1}N, S_{1}N0, N_{0}) \land$$

$$I_{2} = I_{1} + 1 \land$$

$$I_{2} < N_{1} \land$$

$$\neg B_{1} \land$$

$$I_{3} = ite(wS_{1}I, S_{1}I1, I_{2}) \land$$

$$N_{2} = ite(wS_{1}N, S_{1}N1, N_{1}) \land$$

$$I_{4} = I_{3} + 1 \land$$

$$I_{4} \ge N_{2}$$

If a variable is in the write set of a statement, it may or may not be written.

 $wS_1I \to I \in W(S_1)$ $wS_1N \to N \in W(S_1)$



2) Synthesize WP for counterexample: Final constraint

technology from seed

linesc id



 $\exists S \forall V \text{ Path } \land \text{ Ackermann } \land \text{ MustWrite } \land \dots \rightarrow \text{PathIsCorrect } \underline{A}$

S = Read/Write setsV = Vars from VCGen, Must-write vars

<u>A possible model:</u> $W(S_1) = \emptyset$ $R(S_1) = \emptyset$ $R(B) = \emptyset$



2) Synthesize WP for counterexample: Disjunction of all models

technology

inescid

from seed



Precondition:

 $I \notin R(B) \land$ $W(S_1) \cap R(B) = \emptyset$



3) Iterate until no more counterexamples can be found



technology

from seed



if B then while I < N do S_1 I := I + 1 else while I < N do S_2 I := I + 1

Precondition: $I \notin R(B) \land$ $W(S_1) \cap R(B) = \emptyset \land$ $W(S_2) \cap R(B) = \emptyset$



 \rightarrow



- Preliminaries
- Language of Preconditions
- Example
- Algorithm
- Evaluation: PSyCO









- 1) Find counterexample
- 2) Generate WP that rules out the counterexample
- 3) Iterate until no more counterexamples can be found





- Exploit UNSAT cores
- Bias towards R/W and W/W intersections





- Preliminaries
- Language of Preconditions
- Example
- Algorithm
- Evaluation: PSyCO



PSyCO: Precondition Synthesizer for Compiler Optimizations



technology

from seed

- About 1,400 lines of Python
- Uses Z3 for constraint solving
- Source code and benchmarks available from <u>http://goo.gl/7K02H9</u>



PSyCO: Results



Optimization	# Counterexamples	# Models	WP Time	Total Time
Code hoisting	1	1	$0.07 \mathrm{s}$	0.23s
Constant propagation	1	1	$0.04 \mathrm{s}$	0.16s
Copy propagation	0	0	0s	0.11s
If-conversion	0	0	0s	0.11s
Partial redundancy elimin.	1	1	0.10s	0.30s
Loop fission	6	36	1.28s	2.18s
Loop flattening	1	1	$0.07 \mathrm{s}$	3.31s
Loop fusion	6	36	1.26s	2.19s
Loop interchange	11	25	1.42s	23.8s
Loop invariant code motion	3	3	0.22s	$0.55 \mathrm{s}$
Loop peeling	0	0	0s	0.27s
Loop reversal	4	7	0.25s	$0.54 \mathrm{s}$
Loop skewing	1	1	0.06s	163s
Loop strength reduction	1	2	1.14s	1.41s
Loop tiling	1	1	$0.07 \mathrm{s}$	4.60s
Loop unrolling	2	4	0.13s	$0.50 \mathrm{s}$
Loop unswitching	2	2	0.15s	$0.77 \mathrm{s}$
Software pipelining	1	2	0.13s	$0.58 \mathrm{s}$



Example of Synthesized WP: Software Pipelining



		$\mathbf{if} \ V_1 < V_2 \ \mathbf{then}$
while $V_1 < V_2$ do		${\sf S}_1$
S_1		while $V_1 < (V_2 - 1) \mathbf{do}$
${\sf S}_2$	\Rightarrow	S_2
$V_1 := V_1 + 1$		$V_1 := V_1 + 1$
		S_1
		S_2
		$V_1 := V_1 + 1$

Precondition:

$$V_{2} \notin W(S_{2}) \land$$
$$((R(S_{1}) \cap W(S_{2}) = \emptyset \land$$
$$R(S_{1}) \cap W(S_{1}) = \emptyset \land$$
$$R(S_{2}) \cap W(S_{2}) = \emptyset) \lor$$
$$V_{1} \notin W(S_{2}))$$

(Weaker than PEC's [PLDI'09])

technology

from seed





- Deriving WPs by hand is hard and error-prone
- Weaker preconditions enable more optimization opportunities
- Presented the first algorithm for the automatic synthesis of WPs for compiler optimizations



