#### technology from seed

### Automatic Synthesis of Weakest Preconditions for Compiler Optimizations

Nuno Lopes Advisor: José Monteiro





### **Expectations for Compilers**







- Improve performance
- Reduce code size
- Reduce energy consumption





- LLVM 3.2 introduced a Loop Vectorizer
- Performance improvement of 10-300% in benchmarks



### **But Compilers are Full of Bugs**



- Yang, Chen, Eide, Regehr [PLDI'12]:
  - 79 bugs in GCC (25 P1)
  - 202 bugs in LLVM
  - 2 wrong-code bugs in CompCert
- Le, Afshari, Su [PLDI'14]:
  - 40 wrong-code bugs in GCC
  - 42 wrong-code bugs in LLVM
- Last week:
  - 395 open wrong-code bug reports in GCC
  - 14 open wrong-code bug reports in LLVM





- 20k commits
- Over 4M LoC in LLVM



### **Compilers by Dragon's Lenses**

#### technology from seed







101010111

001010110

### Loop Unswitching

from seed





S<sub>1</sub>, S<sub>2</sub> are template statementsB is a template Boolean expression



### **Specifying Compiler Optimizations**



- Transformation function
- Precondition
- Profitability heuristic





- Automatic weakest precondition synthesis for compiler optimizations
- Automatic partial equivalence checking, applied to compiler optimization verification



# Why WP Synthesis for Compiler Optimizations?



- Deriving preconditions by hand is hard; WPs are often non-trivial
- WPs derived by hand are often wrong!
- Weaker preconditions expose more optimization opportunities



technology

# Verification to the Rescue: LLVM PR17827



lib/Transforms/InstCombine/InstCombineCompares.cpp

// For a logical right shift, we can fold if the comparison is not // signed. We can also fold a signed comparison if the shifted mask // value and the shifted comparison value are not negative. // These constraints are not obvious, but we can prove that they are // correct using an SMT solver such as "Z3" : // http://rise4fun.com/Z3/Tslfh





technology

### **Loop Unswitching**

technology from seed





if B then while I < N do  $S_1$ I := I + 1 else while I < N do  $S_2$ I := I + 1



 $\rightarrow$ 

### Loop Unswitching: Example Instantiation



while I < N do  
if N thenthen  

$$\mathbb{A}_1 := A + N$$
  
else  
 $\mathbb{A}_2 := A + 1$   
I := I + 1  
...

if N > 5 then
while I < N do
 A := A + N
 I := I + 1
else
while I < N do
 A := A + 1
 I := I + 1</pre>

 $\frac{\text{Instantiation:}}{B \mapsto N > 5}$   $S_1 \mapsto A \coloneqq A + N$   $S_2 \mapsto A \coloneqq A + 1$ 



technology

### Loop Unswitching: Weakest Precondition





if B then
 while I < N do
 S1
 I := I + 1
else
 while I < N do
 S2
 I := I + 1</pre>

Precondition:  $I \notin R(B) \land$   $W(S_1) \cap R(B) = \emptyset \land$  $W(S_2) \cap R(B) = \emptyset$ 



 $\rightarrow$ 

technology

### Language of Preconditions





- Read and Write sets for each template statement/expression
- Arbitrary quantifier-free constraints over read/write sets
- In practice constraints are only over R/W and W/W intersection
  - $v \notin R(B)$
  - $W(S_1) \cap R(B) = \emptyset$
  - $W(S_1) \cap W(S_2) = \emptyset$



### Language of Preconditions: Suitability



- Books and developers already informally speak about read and write sets
- Similar to PEC's
- Can be efficiently discharged using current compiler technology:
  - Memory dependence analysis
  - Alias/pointer analysis
  - Loop analysis
  - Range analysis

- ...



technology

### Synthesizing WP for Loop Unswitching





if B then while I < N do  $S_1$ I := I + 1 else while I < N do  $S_2$ I := I + 1

 $\rightarrow$ 

technology

### 1) Find counterexample

#### technology from seed



Pre = true

while I < N do if B then		if B then while I < N do $S_1$
else	$\rightarrow$	I <sup>'</sup> := I + 1 else
I := I + 1		<pre>while I &lt; N do</pre>



# 2) Synthesize WP for counterexample: VC Gen

technology from seed





 $I_4 \geq N_2$ 



### 2) Synthesize WP for counterexample: Conditional Ackermannization

technology from seed

$$\begin{array}{c} I_{0} < N_{0} \\ \hline B_{0} \\ \hline \\ I_{1} = ite(wS_{1}I, S_{1}I0, I_{0}) \\ \hline \\ N_{1} = ite(wS_{1}N, S_{1}N0, N_{0}) \\ \hline \\ I_{2} = I_{1} + 1 \\ \hline \\ I_{2} < N_{1} \\ \hline \\ \hline \\ \Pi_{3} = ite(wS_{2}I, S_{2}I0, I_{2}) \\ \hline \\ N_{2} = ite(wS_{2}N, S_{2}N0, N_{1}) \\ \hline \\ I_{4} = I_{3} + 1 \\ \hline \\ I_{4} \ge N_{2} \end{array}$$

 $B_0$  and  $B_1$  are equal if the values of the variables in R(B) are equal

inescid

$$\begin{pmatrix} (I \in R(B) \to I_0 = I_2) \land \\ (N \in R(B) \to N_0 = N_1) \end{pmatrix} \\ \to B_0 = B_1$$



### 2) Synthesize WP for counterexample: Final constraint

technology from seed





 $\exists S \forall V Path \land Ackermann \land MustWrite \land ... \rightarrow PathIsCorrect$ 

S = Read/Write sets V = Vars from VCGen, Must-write vars  $\frac{A \text{ possible model:}}{W(S_1) = \emptyset}$  $R(S_1) = \emptyset$  $R(B) = \emptyset$ 



# 2) Synthesize WP for counterexample: Disjunction of all models

technology

inescid

from seed



### **Precondition:**

 $\overline{I \notin R(B) \land}$  $W(S_1) \cap R(B) = \emptyset$ 



# 3) Iterate until no more counterexamples can be found





if B then
 while I < N do
 S<sub>1</sub>
 I := I + 1
else
 while I < N do
 S<sub>2</sub>
 I := I + 1

Precondition:  $I \notin R(B) \land$   $W(S_1) \cap R(B) = \emptyset \land$  $W(S_2) \cap R(B) = \emptyset$ 



 $\rightarrow$ 

technology







- 1) Find counterexample
- 2) Generate WP that rules out the counterexample
- 3) Iterate until no more counterexamples can be found





- Exploit UNSAT cores
- Bias towards R/W and W/W intersections



### **PSyCO: Results**



Optimization	# Counterexamples	# Models	WP Time	Total Time
Code hoisting	1	1	$0.07 \mathrm{s}$	0.23s
Constant propagation	1	1	$0.04 \mathrm{s}$	0.16s
Copy propagation	0	0	0s	0.11s
If-conversion	0	0	0s	0.11s
Partial redundancy elimin.	1	1	0.10s	0.30s
Loop fission	6	36	1.28s	2.18s
Loop flattening	1	1	$0.07 \mathrm{s}$	3.31s
Loop fusion	6	36	1.26s	2.19s
Loop interchange	11	25	1.42s	23.8s
Loop invariant code motion	3	3	0.22s	$0.55 \mathrm{s}$
Loop peeling	0	0	0s	0.27s
Loop reversal	4	7	0.25s	$0.54 \mathrm{s}$
Loop skewing	1	1	0.06s	163s
Loop strength reduction	1	2	1.14s	1.41s
Loop tiling	1	1	$0.07 \mathrm{s}$	4.60s
Loop unrolling	2	4	0.13s	$0.50 \mathrm{s}$
Loop unswitching	2	2	0.15s	$0.77 \mathrm{s}$
Software pipelining	1	2	0.13s	$0.58 \mathrm{s}$



### Example of Synthesized WP: Software Pipelining



		$\mathbf{if} \ V_1 < V_2 \ \mathbf{then}$
while $V_1 < V_2$ do		$S_1$
$S_1$		while $V_1 < (V_2 - 1)  \mathbf{do}$
$S_2$	$\Rightarrow$	$S_2$
$V_1 := V_1 + 1$		$V_1 := V_1 + 1$
		${\sf S}_1$
		${\sf S}_2$
		$V_1 := V_1 + 1$

Precondition:

$$V_{2} \notin W(S_{2}) \land$$
$$((R(S_{1}) \cap W(S_{2}) = \emptyset \land$$
$$R(S_{1}) \cap W(S_{1}) = \emptyset \land$$
$$R(S_{2}) \cap W(S_{2}) = \emptyset) \lor$$
$$V_{1} \notin W(S_{2}))$$

(Weaker than PEC's [PLDI'09])



technology



 Template statements/expressions become UFs over the read and write sets

-  $S_1 \rightarrow S_1(x, y, z) \quad W/ \quad R(S_1) = \{x, y, z\}$ 

• Originates 2 UF+IA programs



### **CORK: Partial Equivalence Checking** of UF+IA Programs



- 1. UFs abstracted by polynomials
  - $S_1(x, y, z) \rightarrow ax + by + cz + d \quad (w/u(S_1) \le 2)$
- 2. Loops summarized using recurrences
- 3. Sequential composition
  - Reduces to safety checking of loop-free + integer arithmetic program



technology

### **CORK: Polynomial Interpolation**







### **CORK: Results**



Optimization	PEC	Queries	Recurrences	Time
Code hoisting	$\checkmark$	2	0	0.32s
Constant propagation	$\checkmark$	0	0	0.33s
Copy propagation	$\checkmark$	0	0	0.33s
If-conversion	$\checkmark$	2	0	0.34s
Partial redundancy elim.	$\checkmark$	2	0	0.34s
Loop inv. code motion	$\checkmark$	7	5	3.48s
Loop peeling	$\checkmark$	9	5	3.26s
Loop unrolling	$\checkmark$	13	8	12.17s
Loop unswitching	$\checkmark$	14	14	8.19s
Software pipelining	$\checkmark$	9	5	8.02s
Loop fission	$\checkmark p$	10	12	23.45s
Loop fusion	$\checkmark p$	10	12	23.34s
Loop interchange	$\checkmark p$	15	24	29.30s
Loop reversal	$\checkmark_p$	7	5	8.41s
Loop skewing	$\checkmark p$	16	24	8.50s
Loop flattening	×			T/O
Loop strength reduction	×	6	4	$5.63 \mathrm{s}$
Loop tiling	×	7	9	10.94s







- Apply to production compilers
- Synthesize implementation of optimizations (pattern matching, VC Gen, code transformation)
- Explain reasons for optimization failure
- Preserve debug info automatically
- Preserve analysis data across optimizations





- There is significant on-going effort to improve compilers, which compromises correctness
- Presented the first algorithm for the automatic synthesis of WPs for compiler optimizations
- Presented the first algorithm for automatic partial equivalence checking of UF+IA programs
  - Applied to verification of compiler optimizations





### **CORK: UFs -> Polynomials**



• 
$$f(x_1, \dots, x_n) = \sum_{\alpha \cdot 1 \le d} C_{\alpha} X^{\alpha}$$

• 
$$u(f) \leq \binom{n+d}{n}$$



### 2) Synthesize WP for counterexample: Must-write vs may-write

technology from seed



If a variable is in the write set of a statement, it may or may not be written.

linescid

 $wS_1I \to I \in W(S_1)$  $wS_1N \to N \in W(S_1)$ 



### **Optimizers by Dragon's Lenses**













### An Optimizer from the Future: Pattern Matching

#### technology

from seed





$$B \mapsto N > 5$$
$$S_1 \mapsto A \coloneqq A + N$$



inescid



# An Optimizer from the Future: Verification







### An Optimizer from the Future: Code Transformation

### technology







$$S_1 \mapsto A \coloneqq A + N$$

